

Day : Thursday
Date: 9/21/2006

Time: 22:53:05



PALM INTRANET

Inventor Name Search Result

Your Search was:

Last Name = GARLETT

First Name = JON

Application#	Patent#	Status	Date Filed	Title	Inventor Name
10201868	7085970	150	07/23/2002	FAST DETECTION OF INCORRECT SAMPLING IN AN OVERSAMPLING CLOCK AND DATA RECOVERY SYSTEM	GARLETT, JON D.
10644372	7038319	150	08/20/2003	APPARATUS AND METHOD TO REDUCE SIGNAL CROSS-TALK	GARLETT, JON D.
10064387	Not Issued	71	07/09/2002	Data communication system with self-test feature	GARLETT, JON DAVID

Inventor Search Completed: No Records to Display.

Search Another: Inventor

Last Name	First Name	
<input type="text" value="GARLETT"/>	<input type="text" value="JON"/>	<input type="button" value="Search"/>

To go back use Back button on your browser toolbar.

Back to [PALM](#) | [ASSIGNMENT](#) | [OASIS](#) | [Home page](#)

Day : Thursday
Date: 9/21/2006

Time: 22:53:29

 **PALM INTRANET**

Inventor Name Search Result

Your Search was:

Last Name = MOY

First Name = VICTOR

Application#	Patent#	Status	Date Filed	Title	Inventor Name
10064387	Not Issued	71	07/09/2002	Data communication system with self-test feature	MOY, VICTOR
10139931	6661267	150	05/06/2002	COARSE CALIBRATION CIRCUIT USING VARIABLE STEP SIZES TO REDUCE JITTER AND A DYNAMIC COURSE CALIBRATION (DCC) CIRCUIT FOR A 2 GHZ VCO	MOY, VICTOR
11160218	Not Issued	25	06/14/2005	MULTI-CHANNEL SYNCHRONIZATION ARCHITECTURE	MOY, VICTOR

Inventor Search Completed: No Records to Display.

Search Another: Inventor

Last Name	First Name	
<input type="text" value="MOY"/>	<input type="text" value="VICTOR"/>	<input type="button" value="Search"/>

To go back use Back button on your browser toolbar.

Back to [PALM](#) | [ASSIGNMENT](#) | [OASIS](#) | [Home page](#)

Day : Thursday
Date: 9/21/2006

Time: 22:53:37



PALM INTRANET

Inventor Name Search Result

Your Search was:

Last Name = SORNA

First Name = MICHAEL

Application#	Patent#	Status	Date Filed	Title	Inventor Name
09757107	6466100	150	01/08/2001	LINEAR VOLTAGE CONTROLLED OSCILLATOR TRANSCONDUCTOR WITH GAIN COMPENSATION	SORNA, MICHAEL A.
09761526	6528777	150	01/16/2001	OPTICAL POWER METER DERIVED FROM COMMON-MODE VOLTAGE OF OPTICAL TRANSIMPEDANCE AMPLIFIER	SORNA, MICHAEL A.
09887792	6785832	150	06/22/2001	PROCESS INDEPENDENT SOURCE SYNCHRONOUS DATA CAPTURE APPARATUS AND METHOD	SORNA, MICHAEL A.
10064387	Not Issued	71	07/09/2002	Data communication system with self-test feature	SORNA, MICHAEL A.
10139931	6661267	150	05/06/2002	COARSE CALIBRATION CIRCUIT USING VARIABLE STEP SIZES TO REDUCE JITTER AND A DYNAMIC COURSE CALIBRATION (DCC) CIRCUIT FOR A 2 GHZ VCO	SORNA, MICHAEL A.
10160541	Not Issued	93	05/31/2002	ON-CHIP SYSTEM AND METHOD FOR MEASURING JITTER TOLERANCE OF A CLOCK AND DATA RECOVERY CIRCUIT	SORNA, MICHAEL A.
10249545	6891357	150	04/17/2003	REFERENCE CURRENT GENERATION SYSTEM AND METHOD	SORNA, MICHAEL A.
10249546	6980824	150	04/17/2003	METHOD AND SYSTEM FOR OPTIMIZING TRANSMISSION AND RECEPTION POWER LEVELS IN A COMMUNICATION SYSTEM	SORNA, MICHAEL A.

<u>10249795</u>	<u>6680681</u>	150	05/08/2003	HIGH SPEED FIR TRANSMITTER	SORNA, MICHAEL A.
<u>10250043</u>	<u>6937054</u>	150	05/30/2003	PROGRAMMABLE PEAKING RECEIVER AND METHOD	SORNA, MICHAEL A.
<u>10604025</u>	Not Issued	30	06/23/2003	DATA TRANSCEIVER AND METHOD FOR EQUALIZING THE DATA EYE OF A DIFFERENTIAL INPUT DATA SIGNAL	SORNA, MICHAEL A.
<u>10604419</u>	<u>7113749</u>	150	07/18/2003	SYSTEM AND METHOD FOR MEASURING A HIGH SPEED SIGNAL	SORNA, MICHAEL A.
<u>10707123</u>	<u>6956417</u>	150	11/21/2003	LEAKAGE COMPENSATION CIRCUIT	SORNA, MICHAEL A.
<u>10707171</u>	<u>6963240</u>	150	11/25/2003	DAMPING OF LC RINGING IN IC (INTEGRATED CIRCUIT) POWER DISTRIBUTION SYSTEMS	SORNA, MICHAEL A.
<u>10708233</u>	<u>6949981</u>	150	02/18/2004	DYNAMIC THRESHOLD FOR VCO CALIBRATION	SORNA, MICHAEL A.
<u>10710064</u>	Not Issued	41	06/16/2004	AUTOMATIC ADAPTIVE EQUALIZATION METHOD AND SYSTEM FOR HIGH-SPEED SERIAL TRANSMISSION LINK	SORNA, MICHAEL A.
<u>10710745</u>	<u>7053712</u>	150	07/30/2004	METHOD AND APPARATUS FOR CONTROLLING COMMON-MODE OUTPUT VOLTAGE IN FULLY DIFFERENTIAL AMPLIFIERS	SORNA, MICHAEL A.
<u>10711713</u>	Not Issued	30	09/30/2004	High Speed Multi-Mode Receiver	SORNA, MICHAEL A.
<u>10905704</u>	<u>7102392</u>	150	01/18/2005	IMPROVED SIGNAL DETECTOR FOR HIGH-SPEED SERDES	SORNA, MICHAEL A.
<u>10905705</u>	Not Issued	30	01/18/2005	FRONT END INTERFACE FOR DATA RECEIVER	SORNA, MICHAEL A.
<u>10908959</u>	Not Issued	20	06/02/2005	APPARATUS AND METHOD FOR REDUCED LOADING OF SIGNAL TRANSMISSION ELEMENTS	SORNA, MICHAEL A.
<u>10994742</u>	Not Issued	30	11/22/2004	Timing bias compensation for a data receiver with decision-feedback equalizer	SORNA, MICHAEL A.
<u>11103314</u>	Not	93	04/11/2005	REFERENCE CURRENT	SORNA, MICHAEL

	Issued			GENERATION SYSTEM	A.
11306985	Not Issued	20	01/18/2006	ON-CHIP ELECTROMIGRATION MONITORING SYSTEM	SORNA, MICHAEL A.
11383821	Not Issued	20	05/17/2006	Signal Detector with Calibration Circuit Arrangement	SORNA, MICHAEL A.
11467349	Not Issued	25	08/25/2006	CML TO CMOS SIGNAL CONVERTER	SORNA, MICHAEL A.
07620973	5132613	150	11/30/1990	LOW INDUCTANCE SIDE MOUNT DECOUPLING TEST STRUCTURE	SORNA, MICHAEL A.
07690404	5144228	150	04/23/1991	PROBE INTERFACE ASSEMBLY	SORNA, MICHAEL A.
08534900	5661395	250	09/28/1995	ACTIVE, LOW VSD, FIELD EFFECT TRANSISTOR CURRENT SOURCE	SORNA, MICHAEL A.
08884117	5912928	150	06/27/1997	HIGH SPEED SERIAL DATA TRANSMISSION ENCODER	SORNA, MICHAEL A.
09017719	5825169	150	02/04/1998	DYNAMICALLY BIASED CURRENT GAIN VOLTAGE REGULATOR WITH LOW QUIESCENT POWER CONSUMPTION	SORNA, MICHAEL A.
10915790	Not Issued	30	08/11/2004	Methods and arrangements for link power reduction	SORNA, MICHAEL ANTHONY
08740811	5805088	150	11/01/1996	HIGH SPEED ASYNCHRONOUS SERIAL TO PARALLEL DATA CONVERTER	SORNA, MICHAEL ANTHONY

Inventor Search Completed: No Records to Display.

Search Another: Inventor	Last Name	First Name	<input type="button" value="Search"/>
	<input type="text" value="SORNA"/>	<input type="text" value="MICHAEL"/>	

To go back use Back button on your browser toolbar.

Back to [PALM](#) | [ASSIGNMENT](#) | [OASIS](#) | [Home page](#)